

To: Facsimile Number: 703-872-9306

Total Pages Sent 14

From:

Texas Instruments Incorporated  
Facsimile: 972-917-4418

RECEIVED  
CENTRAL FAX CENTER  
MAY 10 2005

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Applicant Kayvan Sadra, et al.

Docket Number: TI-35961

Serial No.: 10/694,237

Art Unit: 2813

Filed: 10/27/03

Examiner: Laura M. Schillinger

For: Application of Different Isolation Schemes for Logic and  
Embedded Memory

CERTIFICATION OF FACSIMILE TRANSMISSION

I hereby certify that the following papers are being transmitted by facsimile  
to the U.S. Patent and Trademark Office on the date shown below:

Karen Vertz  
Karen Vertz

5-10-05  
Date

FACSIMILE COVER SHEET

RECEIVED  
MAY 11 2005  
OIFE/JCWS

<input checked="" type="checkbox"/> FACSIMILE COVER SHEET	<input checked="" type="checkbox"/> AMENDMENT <u>111 (12 pages)</u>
<input type="checkbox"/> NEW APPLICATION	<input checked="" type="checkbox"/> EOT <u>1 month</u>
<input type="checkbox"/> DECLARATION	<input type="checkbox"/> NOTICE OF APPEAL
<input type="checkbox"/> ASSIGNMENT	<input type="checkbox"/> APPEAL <u>(# Pages)</u>
<input type="checkbox"/> FORMAL DRAWINGS	<input type="checkbox"/> ISSUE FEE & PUBLICATION FEE (1 Page)
<input type="checkbox"/> INFORMAL DRAWINGS	<input type="checkbox"/> REPLY BRIEF (IN TRIPLICATE) (# Pages)
<input type="checkbox"/> CONTINUATION APP'N	<input type="checkbox"/> ELECTION
<input type="checkbox"/> DIVISIONAL APP'N	
NAME OF INVENTOR(S): Kayvan Sadra, et al.	
TITLE OF INVENTION: Application of Different Isolation Schemes for Logic and Embedded Memory	
TI FILE NO.: <b>TI-35961</b>	DEPOSIT ACCT. NO.: <b>20-0668</b>
FAXED: 5-10-05 DUE: 4-27-06 ATTY/SEC'Y: RAK/kjv	
RECEIPT DATE & SERIAL NO.: Serial No.: <b>10/694,237</b> Filing Date: 10/27/03	

RECEIVED  
CANCELED  
MAY 10 2005  
OIFE/JCWS

This facsimile is intended only for the use of the address named and contains legally privileged and/or confidential information. If you are not the intended recipient of this telecopy, you are hereby notified that any dissemination, distribution, copying or use of this communication is strictly prohibited. Applicable privileges are not waived by virtue of the document having been transmitted by Facsimile. Any misdirected facsimiles should be returned to the sender by mail at the address indicated on this cover sheet.

Texas Instruments Incorporated  
PO Box 655474, M/S 3989  
Dallas, TX 75265-5474

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

RECEIVED  
CENTRAL FAX CENTER  
MAY 10 2005

Applicant: Kayvan Sadra, et al.

Art Unit: 2813

Serial No.: 10/694,237

Examiner: Laura M. Schillinger

Filed: 10/27/03

Docket: TI-35961

For: Application of Different Isolation Schemes for Logic and Embedded Memory

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

CERTIFICATION OF FACSIMILE TRANSMISSION  
I hereby certify that the above correspondence is being  
transmitted by facsimile to the U.S. Patent and Trademark  
Office at 703-872-9306 on the date shown below.

Karen Vertz 5-10-05  
Karen Vertz Date


EXTENSION OF TIME

Pursuant to 37 CFR 1.136(a), Applicants respectfully petition the Commissioner for an extension of the shortened statutory period for response in the above-identified Application. The fee for this extension is indicated below:

- ☒ First Month (\$120)  
☐ Second Month (\$450)  
☐ Third Month (\$1,020)  
☐ Fourth Month (\$1,590)  
☐ Fifth Month (\$2,160)

Please charge the fee to deposit account No. 20-0668 of Texas Instruments Incorporated. The Commissioner is hereby authorized to charge any fees which may be required, or credit any overpayment to Account No. 20-0668.

Respectfully submitted

  
Rose Alyssa Keagy  
Registration No. 35,095

Texas Instruments, Incorporated  
P. O. Box 655474 - M/S 3999  
Patent Department  
Dallas, Texas 75265

05/11/2005 JBALINAN 00000070 200668 10694237  
01 FC:1251 120.00 DA